


# MPL3150A2S

I<sup>2</sup>C precision pressure sensor

Rev. 1.5 — 17 May 2024

Product data sheet



## 1 General description

The MPL3150A2S is a compact, piezoresistive, absolute pressure sensor with an I<sup>2</sup>C digital interface. MPL3150A2S has a wide operating range of 50 kPa to 150 kPa. The MEMS is temperature compensated utilizing an on-chip temperature sensor. The pressure and temperature data is fed into a high-resolution ADC to provide fully compensated and digitized outputs for pressure in Pascals and temperature in °C. The internal processing in MPL3150A2S removes compensation and unit conversion load from the system MCU, simplifying system design.

MPL3150A2S's advanced ASIC has multiple user programmable modes such as power saving, interrupt and autonomous data acquisition modes, including programmed acquisition cycle timing, and poll-only modes. Typical active supply current is 40 µA per measurement-second and is offered in a 5 mm x 3 mm x 1.1 mm LGA RoHS compliant package.

## 2 Features and benefits

- Operating range: 50 kPa to 150 kPa absolute pressure
- Calibrated range: 70 kPa to 150 kPa absolute pressure
- Calibrated temperature output: -40 °C to 85 °C
- I<sup>2</sup>C digital output interface
- Fully compensated internally
- Direct reading
  - Pressure: 20-bit measurement (Pascals)
    - 50 kPa to 150 kPa
  - Temperature: 12-bit measurement (°C)
    - -40 °C to 85 °C
- Programmable interrupts
- Autonomous data acquisition
  - Embedded 32-sample FIFO
  - Data logging up to 12 days using the FIFO
  - One-second to nine-hour data acquisition rate
- 1.95 V to 3.6 V supply voltage, internally regulated
- 1.6 V to 3.6 V digital interface supply voltage
- Operating temperature from -40 °C to +85 °C



3 Applications

- High-accuracy barometry
- Smartphones, tablets, and wearable devices
- GPS applications: dead reckoning, map assist, navigation, enhancement for emergency services
- Weather station equipment

4 Ordering information

Table 1. Ordering information

Device number	Shipping	Package	Number of ports			Pressure Type			Digital interface
			None	Single	Dual	Gauge	Differential	Absolute	
MPL3150A2ST1	Tape and reel	98ASA002260D	•	—	—	—	—	•	•

5 Block diagram





Figure 1. Block diagram

6 Pinning information

6.1 Pinning




6.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
V <sub>DD</sub>	1	V <sub>DD</sub> power supply connection (1.95 V to 3.6 V)
CAP	2	External capacitor
GND	3	Ground
V <sub>DDIO</sub>	4	Digital interface power supply (1.62 V to 3.6 V)
INT2	5	Pressure interrupt 2
INT1	6	Pressure interrupt 1
SDL	7	I <sup>2</sup> C serial data
SCL	8	I <sup>2</sup> C serial clock

## 7 System connections



The device power is supplied through the  $V_{DD}$  line. Power supply decoupling capacitors (100 nF ceramic plus 10 µF bulk or 10 µF ceramic) should be placed as near as possible to pin 1 of the device. A second 100 nF capacitor is used to bypass the internal regulator. The functions, threshold, and the timing of the interrupt pins (INT1 and INT2) are user programmable through the I<sup>2</sup>C interface.

## 8 Handling and board mount recommendations

The sensor die is sensitive to light exposure. Direct light exposure through the port hole can lead to varied accuracy of pressure measurement. Avoid such exposure to the port during normal operation.

### 8.1 Methods of handling

Components can be picked from the carrier tape using either the vacuum assist or the mechanical type pickup heads. A vacuum assist nozzle type is most common due to its lower cost of maintenance and ease of operation. The recommended vacuum nozzle configuration should be designed to make contact with the device directly on the metal cover and avoid vacuum port location directly over the vent hole in the metal cover of the device. Multiple vacuum ports within the nozzle may be required to effectively handle the device and prevent shifting during movement to placement position.

Vacuum pressure required to adequately support the component should be approximately 25 in Hg (85 kPa). This level is typical of in-house vacuum supply. Pickup nozzles are available in various sizes and configurations to suit a variety of component geometries. To select the nozzle best suited for the specific application, NXP recommends that the customer consult their pick and place equipment supplier to determine the correct nozzle. In some cases it may be necessary to fabricate a special nozzle depending on the equipment and speed of operation.

Tweezers or other mechanical forms of handling that have a sharp point are not recommended since they can inadvertently be inserted into the vent hole of the device. This can lead to a puncture of the MEMS element that will render the device inoperable.

### 8.2 Board mount recommendations

Components can be mounted using solder paste stencil, screen printed or dispensed onto the PCB pads prior to placement of the component. The volume of solder paste applied to the PCB is normally sufficient to secure

the component during transport to the subsequent reflow soldering process. Use of adhesives to secure the component is not recommended, but where necessary can be applied to the underside of the device.

Solder pastes are available in variety of metal compositions, particle size, and flux types. The solder paste consists of metals and flux required for a reliable connection between the component lead and the PCB pad. Flux aids the removal of oxides that may be present on PCB pads and prevents further oxidation from occurring during the solder process.

The use of a No-Clean (NC) flux is recommended for exposed cavity components. Using pressure spray, wire brush, or other methods of cleaning is not recommended since it can puncture the MEMS device and render it unusable. If cleaning of the PCB is performed, Water Soluble (WS) flux can be used. However, it is recommended the component cavity is protected by adhesive Kapton tape, vinyl cap, or other means prior to the cleaning process. This covering prevents damage to the MEMS device, contamination, and foreign materials from being introduced into device cavity as result of cleaning processes.

Ultrasonic cleaning is not recommended as the frequencies can damage wire bond interconnections and the MEMS device.

## 9 Mechanical and electrical specifications

### 9.1 Terminology

#### 9.1.1 Resolution

The resolution of a pressure sensor is the minimum change of pressure that can be reliably measured. The usable resolution of the device is programmable, enabling the user to choose a compromise between acquisition speed, power consumption, and resolution that best fits the application. To simplify the programming, the data is always reported in the same format with differing number of usable bits.

#### 9.1.2 Accuracy

##### 9.1.2.1 Offset

The offset is defined as the output signal obtained when the reference pressure (a vacuum for an absolute pressure sensor) is applied to the sensor. Offset error affects absolute pressure measurements but not relative pressure measurements. A change in the offset affects the pressure value as it shifts the base reference. An absolute pressure measurement is not the same as relative pressure measurement, where the pressure is compared when raising or lowering pressure in shorter intervals. This would be a walk up a hill, measuring the pressure from start to finish. In the relative case, the offset shifts are shared in the two absolute measurements and negate each other during the pressure calculation.

For the MPL3150A2S, the long term offset shift can be removed by adjusting the pressure offset correction. See [Section 14.23 "Offset correction registers"](#). This adjustment is provided to override the factory programmed values to compensate for offsets introduced by manufacturing and mounting stresses. NXP highly recommends using this adjustment to realize the full accuracy potential of the device.

##### 9.1.2.2 Linearity

Linearity compares the slope of the measurement data to that of an ideal transfer function. It refers to how well the transducer output follows the equation  $P_{OUT} = P_{OFF} + \text{sensitivity} \times P$  straight-line equation over the operating pressure range. The method used by NXP to give the linearity specification is the end-point straight-line method measured at midrange pressure.

9.1.2.3 Absolute pressure

Absolute pressure sensors measure an external pressure relative to a zero-pressure reference (vacuum) sealed inside the reference chamber of the die during manufacturing. This standard allows comparison to a standard value set such that 14.7 psi = 101,325 Pa = 1 atm at sea level as a measurement target.

9.1.2.4 Span

Span is the value of full-scale output with offset subtracted, representing the full range of the pressure sensor. Ideally the span is a specification over a constant temperature. The device uses internal temperature compensation to remove drift. Span accuracy is the comparison of the measured difference and the actual difference between the highest and lowest pressures in the specified range.

9.1.3 Pressure

The device is a high accuracy pressure sensor with integrated data calculation and logging capabilities. Pressure is given in Pascals (Pa), and fractions of a Pa.

9.2 Absolute maximum ratings

Absolute maximum ratings are the limits the device can be exposed to without permanently damaging it. Absolute maximum ratings are stress ratings only, functional operation at these ratings is not guaranteed. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.


This device contains circuitry to protect against damage due to high static voltage or electrical fields. It is advised, however, that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit.

Table 3. Maximum ratings

Symbol	Characteristic	Value	Unit
P <sub>max</sub>	Maximum applied pressure	500	kPa
V <sub>DD</sub>	Supply voltage	−0.3 to 3.6	V
V <sub>DDIO</sub>	Interface supply voltage	−0.3 to 3.6	V
V <sub>IN</sub>	Input voltage on any control pin (SCL, SDA)	−0.3 to V <sub>DDIO</sub> + 0.3	V
T <sub>OP</sub>	Operating temperature range	−40 to +85	°C
T <sub>STG</sub>	Storage temperature range	−40 to +125	°C


Table 4. ESD and latchup protection characteristics

Symbol	Rating	Value	Unit
HBM	Human body model	±2000	V
CDM	Charge device model	±500	V
—	Latchup current at T = 85 °C	±100	mA



**Caution**

This device is sensitive to mechanical shock. Improper handling can cause permanent damage to the part or cause the part to otherwise fail.



msc896

**Caution**

This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling electrostatic sensitive devices.

Such precautions are described in the ANSI/ESD S20.20, IEC/ST 61340-5, JESD625-A, or equivalent standards.

9.3 Mechanical characteristics

Table 5. Mechanical characteristics

$V_{DD} = 2.5\text{ V}$ ,  $T = 25\text{ }^{\circ}\text{C}$ , over 70 kPa to 150 kPa, unless otherwise noted.

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
Pressure sensor						
P <sub>FS</sub>	Measurement range	Calibrated range	70	—	150	kPa
		Operational range	50	—	150	kPa
	Pressure reading noise <sup>[1]</sup>	1x oversample	—	19	—	Pa RMS
		128x oversample	—	1.5	—	Pa RMS
	Pressure absolute accuracy <sup>[2]</sup>	70 kPa to 150 kPa over 0 °C to 50 °C	−0.4	—	0.4	kPa
		70 kPa to 150 kPa over −10 °C to 70 °C	—	±0.4	—	kPa
	Pressure relative accuracy	Relative accuracy during pressure change between 90 kPa to 150 kPa at any constant temperature between −10 °C to 50 °C	—	±0.05	—	kPa
		Relative accuracy during changing temperature between −10 °C to 50 °C at any constant pressure between 90 kPa to 150 kPa	—	±0.15	—	kPa
	Pressure resolution <sup>[3][4]</sup>		0.25	1.5	—	Pa
	Output data rate	One-shot mode	—	100	—	Hz
		FIFO mode	—	—	1	Hz
	Board mount drift	After solder reflow	—	±0.15	—	kPa
	Long-term drift	After a period of 1 year	—	±0.1	—	kPa
Temperature sensor						
T <sub>FS</sub>	Measurement range	—	−40	—	+85	°C
	Temperature accuracy	@25 °C	—	±1	—	°C
		Over temperature range	—	±3	—	°C
T <sub>OP</sub>	Operating temperature range	—	−40	—	+85	°C

[1] Oversample (OSR) modes internally combine and average samples to reduce noise.

[2] Pressure offset drift of ±20 Pa from 0 s to 120 s from 25 °C to 40 °C. Verified by characterization.

[3] Reference pressure = 101.325 kPa (sea level).

[4] At 128x oversample ratio.

## 9.4 Electrical characteristics

**Table 6. Electrical characteristics**

@  $V_{DD} = 2.5\text{ V}$ ,  $T = 25\text{ }^{\circ}\text{C}$  unless otherwise noted.

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
V <sub>DDIO</sub>	I/O supply voltage	—	1.62	1.8	3.6	V
V <sub>DD</sub>	Operating supply voltage	—	1.95	2.5	3.6	V
I <sub>DD</sub>	Integrated current 1 update per second	Highest speed mode oversample = 1	—	8.5	—	μA
		Standard mode oversample = 16	—	40	—	μA
		High-resolution mode oversample = 128	—	265	—	μA
I <sub>DDMAX</sub>	Max current during acquisition and conversion	During acquisition/ conversion	—	2	—	mA
I <sub>DDSTBY</sub>	Supply current drain in STANDBY mode	STANDBY mode selected SBYB = 0	—	2	—	μA
V <sub>IH</sub>	Digital high-level input voltage SCL, SDA	—	0.75	—	—	V <sub>DDIO</sub>
V <sub>IL</sub>	Digital low-level input voltage SCL, SDA	—	—	—	0.3	V <sub>DDIO</sub>
V <sub>OH</sub>	High-level output voltage INT1, INT2	I <sub>O</sub> = 500 μA	0.9	—	—	V <sub>DDIO</sub>
V <sub>OL</sub>	Low-level output voltage INT1, INT2	I <sub>O</sub> = 500 μA	—	—	0.1	V <sub>DDIO</sub>
V <sub>OLS</sub>	Low-level output voltage SDA	I <sub>O</sub> = 500 μA	—	—	0.1	V <sub>DDIO</sub>
T <sub>ON</sub>	Turn-on time <sup>[1][2][3]</sup>	High-speed mode	—	—	60	ms
		High-resolution mode	—	—	1000	ms
T <sub>OP</sub>	Operating temperature range	—	−40	25	+85	°C
I <sup>2</sup> C addressing						
I <sup>2</sup> C Address	—	—	0x62			Hex
The device uses 7-bit addressing and does not acknowledge general call address 000 0000. Client address has been set to 62h or 110 0010. 8-bit read is C5h, 8-bit write is C4h.						

[1] Time to obtain valid data from STANDBY mode to ACTIVE mode

[2] High-speed mode is achieved by setting the oversample rate of 1x.

[3] High-resolution mode is achieved by setting the oversample to 128x.

## 10 Digital interface

The registers embedded inside the device are accessed through an I<sup>2</sup>C serial interface.



Table 7. Serial interface pin descriptions

Name	Description
SCL	I <sup>2</sup> C serial clock
SDA	I <sup>2</sup> C serial data

## 10.1 I<sup>2</sup>C characteristics

Table 8. I<sup>2</sup>C client timing values

All values referred to  $V_{IH(min)}$  and  $V_{IL(max)}$  levels.

Symbol	Parameter	I <sup>2</sup> C			Unit
		Condition	Min	Max	
f <sub>SCL</sub>	SCL clock frequency	Pull-up = 1 kΩ, C <sub>b</sub> = 400 pF	0	400	kHz
f <sub>SCL</sub>	SCL clock frequency	Pull-up = 1 kΩ, C <sub>b</sub> = 20 pF	0	4	MHz
t <sub>BUF</sub>	Bus free time between STOP and START condition	—	1.3	—	μs
t <sub>HD;STA</sub>	Repeated START hold time	—	0.6	—	μs
t <sub>SU;STA</sub>	Repeated START setup time	—	0.6	—	μs
t <sub>SU;STO</sub>	STOP condition setup time	—	0.6	—	μs
t <sub>HD;DAT</sub>	SDA data hold time <sup>[1][2][3]</sup>	—	50	—	ns
t <sub>SU;DAT</sub>	SDA setup time <sup>[4]</sup>	—	100	—	ns
t <sub>LOW</sub>	SCL clock low time	—	1.3	—	μs
t <sub>HIGH</sub>	SCL clock high time	—	0.6	—	μs
t <sub>r</sub>	SDA and SCL risetime <sup>[5]</sup>	—	20 + 0.1C <sub>b</sub>	300	ns
t <sub>f</sub>	SDA and SCL fall Time <sup>[2][5][6][7]</sup>	—	20 + 0.1C <sub>b</sub>	300	ns
t <sub>SP</sub>	Pulse width of spikes that are suppressed by internal input filter	—	—	50	ns

[1] t<sub>HD;DAT</sub> is the data hold time that is measured from the falling edge of SCL, applies to data in transmission and the acknowledge.

[2] The device must internally provide a hold time of at least 300 ns for the SDA signal (with respect to the  $V_{IH(min)}$  of the SCL signal) to bridge the undefined region of the falling edge of SCL.

[3] The maximum t<sub>HD;DAT</sub> must be less than the maximum of t<sub>VD;DAT</sub> or t<sub>VD;ACK</sub> by a transition time. This device does not stretch the LOW period (t<sub>LOW</sub>) of the SCL signal.

[4] A fast mode I<sup>2</sup>C device can be used in a standard mode I<sup>2</sup>C system, but the requirement t<sub>SU;DAT</sub> 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>r(max)</sub> + t<sub>SU;DAT</sub> = 1000 + 250 = 1250 ns (according to the standard mode I<sup>2</sup>C specification) before the SCL line is released. Also the acknowledge timing must meet this set-up time.

[5] C<sub>b</sub> = Total capacitance of one bus line in pF.

[6] The maximum t<sub>r</sub> for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage t<sub>f</sub> is specified at 250 ns. This allows series protection resistors to be connected in between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t<sub>r</sub>.

[7] In fast mode plus, fall time is specified the same for both output stage and bus timing. If series resistors are used, designers should allow for this when considering bus timing.

## 10.2 I<sup>2</sup>C operation

The transaction on the bus is started through a start condition (START) signal. START condition is defined as a HIGH to LOW transition on the data line while the SCL line is held HIGH. After START has been transmitted by the host, the bus is considered busy. The next byte of data transmitted after START contains the client address in the first 7 bits, and the eighth bit tells whether the host is receiving data from the client or transmitting

data to the client. When an address is sent, each device in the system compares the first 7 bits after a start condition with its address. If they match, the device considers itself addressed by the host. The ninth clock pulse, following the client address byte (and each subsequent byte) is the acknowledge (ACK). The transmitter must release the SDA line during the ACK period. The receiver must then pull the data line low so that it remains stable low during the high period of the acknowledge clock period.

The number of bytes per transfer is unlimited. If the host cannot receive another complete byte of data until it has performed some other function, it can hold the clock line, SCL low to force the transmitter into a wait state. Data transfer only continues when the host is ready for another byte and releases the clock line.

A low to high transition on the SDA line while the SCL line is high is defined as a stop condition (STOP). A data transfer is always terminated by a STOP. A host may also issue a repeated START during a data transfer. Device expects repeated STARTs to be used to randomly read from specific registers.

The device uses 7-bit addressing and does not acknowledge general call address 000 0000. The standard 7-bit I<sup>2</sup>C client address is 62h or 110 0010. 8-bit read is C5h, 8-bit write is C4h.





Figure 4. I<sup>2</sup>C client timing diagram



Consult factory for alternate addresses. See the application note titled Sensor I<sup>2</sup>C Setup and FAQ (document AN4481).

11 Modes of operation




Table 9. Mode of operation description

Mode	I <sup>2</sup> C-bus state	V <sub>DD</sub>	Condition	Function description
OFF	Powered down	< 1.62 V	< V <sub>DD</sub> + 0.3 V	Device is powered off.
STANDBY	I <sup>2</sup> C/SPI communication with the device is possible	ON	SBYB bit of CTRL_REG1 is cleared	Only POR and digital blocks are enabled. Analog subsystem is disabled.
ACTIVE	I <sup>2</sup> C/SPI communication with the device is possible	ON	SBYB bit of CTRL_REG1 is set	All blocks are enabled (POR, digital, analog).

11.1 OFF

Unit is powered down and has no operating functionality. V<sub>DD</sub> and V<sub>DDIO</sub> are not powered.

## 11.2 STANDBY

The digital sections are operational and the unit is capable of receiving commands and delivering stored data. The analog sections are off. The part is waiting for CTRL\_REG1 to be configured and the part to enter active mode.

## 11.3 ACTIVE

Both analog and digital sections are running. The unit is capable of gathering new data, and accepting commands. The device is fully functional.

## 12 Quick start setup

For more information, see application note titled Data Manipulation and Basic Settings of the MPL3115A2 Command Line Interface (document AN4519).

## 13 Functionality

The device is a low-power, high accuracy, digital output barometer, and thermometer, packaged in a 3 x 5 x 1.1 mm form factor. The complete device includes a sensing element, analog and digital signal processing and an I<sup>2</sup>C interface.

In operational mode, the device outputs both pressure and temperature.

Power consumption and sensitivity are programmable where the data oversampling ratio can be set to balance current consumption and noise/resolution. Serial interface communication is through an I<sup>2</sup>C interface therefore making the device particularly suitable for direct interfacing with a microcontroller. The device features two independently programmable interrupt signals INT1 and INT2. These can be set to generate an interrupt signal when a new set of pressure and temperature data is available, thereby simplifying data acquisition for the host controller. These interrupt pins can also be configured to generate interrupts when a user programmed set of conditions are met (see [Section 13.6 "External interrupts"](#)).

Examples are:

- interrupt can be triggered when a single new data acquisition is ready
- when a desired number of samples are stored within the internal FIFO
- when a change of pressure or temperature is detected.

### 13.1 Factory calibration

The device is factory calibrated for sensitivity, offset for both temperature and pressure measurements. Trim values are stored on-chip, in non-volatile memory (NVM). In normal use, further calibration is not necessary. However, in order to realize the highest possible accuracy, the device allows the user to override the factory set offset values after power-up. The user adjustments are stored in volatile registers. The factory calibration values are not affected, and are always used by default on power-up.

### 13.2 Barometer function

The internal sensor gives an absolute pressure signal. The absolute pressure signal is processed to provide a scaled pressure signal. The combination of a high performance sensor and the signal processing enable resolution of pressures below 1 Pa.

Pressure is reported as 20-bit unsigned data in Pascals.

### 13.3 Temperature function

The unit contains a high-resolution temperature sensor that provides data to the user via a 16-bit data register, as well as for internal compensation of the pressure sensor.

### 13.4 Autonomous data acquisition

The unit can be programmed to periodically capture pressure and temperature data. Up to 32 data acquisitions can be stored in the internal FIFO. The interval between acquisitions is programmable from one second to nine hours.

Data collection capabilities: (up to 32 samples over 12 days). The unit can also be programmed to make a single reading and then go to standby mode.

### 13.5 FIFO

A 32-sample FIFO is incorporated to minimize the overhead of collecting multiple data samples. The FIFO stores both temperature and pressure data. The device can be programmed to autonomously collect data at programmed intervals and store the data in the FIFO. FIFO interrupts can be triggered by watermark full or data contention (FIFO GATE) events.

### 13.6 External interrupts

Two independent interrupt out pins are provided. The configuration of the pins is programmable (polarity, open-drain, or push/pull.) Any one of the internal interrupt sources can be routed to either pin.

#### 13.6.1 Reach target threshold pressure (SRC\_PTH)

The interrupt flag is set on reaching the value stored in the pressure target register. Additionally, a window value provides the ability to signal when the target is nearing the value in the pressure target register from either above or below.

**Example:**

- Set pressure alert to 100.0 kPa and window value to 5 kPa, interrupt can be sent passing 95 kPa, 100 kPa, and 105 kPa.

**Note:** When the window value is set to 0, then the interrupt will only be generated when reaching or crossing the target value.

#### 13.6.2 Reach window target pressure (SRC\_PW)

The interrupt flag is set when the pressure value is within the window defined by the following formula:

$$Window = P_{TGT_{MSB,LSB}} \pm P_{WIND_{MSB,LSB}}$$

**Note:** If the  $P_{WIND}$  value is set to 0, no interrupt is generated.

#### 13.6.3 Reach target threshold temperature (SRC\_TTH)

Interrupt flag is set on reaching the value stored in the temperature target register. Additionally a window value provides ability to signal when the target is nearing from either above or below the value in the temperature target register.

**Note:** When the window value is set to 0, then the interrupt will only be generated when reaching or crossing the target value.

### 13.6.4 Reach window target temperature (SRC\_TW)

The interrupt flag is set when the temperature value is within the window defined by the following formula:

$$Window = T_{TGT} \pm T_{WIND}$$

**Note:** No interrupt is generated if the  $T_{WND}$  value is set to 0.

### 13.6.5 Pressure change (SRC\_PCHG)

Interrupt flag is set if sequential pressure acquisitions exceed value stored in pressure window value register.

### 13.6.6 Temperature change (SRC\_TCHG)

Interrupt flag is set if sequential temperature acquisitions exceed the value stored in pressure window value register.

### 13.6.7 Data ready

Interrupt flag is set when new data or a data overwrite event has occurred. PTOW and/or PTDR (DR\_STATUS register) must be set for an interrupt to be generated.

### 13.6.8 FIFO event

Interrupt flag is set when either an overflow or watermark event has occurred. For more information, see [Section 14.8 "FIFO setup registers"](#).

### 13.6.9 Pressure and temperature delta

Registers show the differences from the last pressure and temperature samples.

### 13.6.10 Min/max data value storage

Registers record the minimum and maximum pressure and temperature.

## 14 Register descriptions

Table 10. Register address map

Register Address	Name	Access	Reset value	Description	Reset when STBY to Active	Comment	Auto-increment address		Reference
00h	STATUS	R	00h	Sensor status register <sup>[1],[2]</sup>	Yes	Alias for DR_STATUS or F_STATUS	01h		<a href="#">Section 14.1</a>
01h	OUT_P_MSB	R	00h	Pressure data out MSB <sup>[1],[2]</sup>	Yes	Bits 12 to 19 of 20-bit real-time pressure sample.  Root pointer to pressure and temperature FIFO data.	02h	01h	<a href="#">Section 14.3</a>
02h	OUT_P_CSB	R	00h	Pressure data out CSB <sup>[1],[2]</sup>	Yes	Bits 4 to 11 of 20-bit real-time pressure sample	03h		<a href="#">Section 14.3</a>
03h	OUT_P_LSB	R	00h	Pressure data out LSB <sup>[1],[2]</sup>	Yes	Bits 0 to 3 of 20-bit real-time pressure sample	04h		<a href="#">Section 14.3</a>
04h	OUT_T_MSB	R	00h	Temperature data out MSB <sup>[1],[2]</sup>	Yes	Bits 4 to 11 of 12-bit real-time temperature sample	05h		<a href="#">Section 14.4</a>
05h	OUT_T_LSB	R	00h	Temperature data out LSB <sup>[1],[2]</sup>	Yes	Bits 0 to 3 of 12-bit real-time temperature sample	00h		<a href="#">Section 14.4</a>
06h/00h	DR_STATUS	R	00h	Sensor status register <sup>[1],[2]</sup>	Yes	Data ready status information	07h		<a href="#">Section 14.2</a>

Table 10. Register address map...continued

Register Address	Name	Access	Reset value	Description	Reset when STBY to Active	Comment	Auto-increment address	Reference
07h	OUT_P_DELTA_MSB	R	00h	Pressure data out delta MSB <sup>[1][2]</sup>	Yes	Bits 12 to 19 of 20-bit pressure change data	08h	<a href="#">Section 14.5</a>
08h	OUT_P_DELTA_CSB	R	00h	Pressure data out delta CSB <sup>[1][2]</sup>	Yes	Bits 4 to 11 of 20-bit pressure change data	09h	<a href="#">Section 14.5</a>
09h	OUT_P_DELTA_LSB	R	00h	Pressure data out delta LSB <sup>[1][2]</sup>	Yes	Bits 0 to 3 of 20-bit pressure change data	0Ah	<a href="#">Section 14.5</a>
0Ah	OUT_T_DELTA_MSB	R	00h	Temperature data out delta MSB <sup>[1][2]</sup>	Yes	Bits 4 to 11 of 12-bit temperature change data	0Bh	<a href="#">Section 14.6</a>
0Bh	OUT_T_DELTA_LSB	R	00h	Temperature data out delta LSB <sup>[1][2]</sup>	Yes	Bits 0 to 3 of 12-bit temperature change data	06h	<a href="#">Section 14.6</a>
0Ch	WHO_AM_I	R	C4h	Device identification register	No	Fixed device ID number	0Dh	<a href="#">Section 14.7</a>
0Dh	F_STATUS	R	00h	FIFO status register <sup>[1][2]</sup>	Yes	FIFO status: no FIFO event detected	0Eh	<a href="#">Section 14.8.1</a>
0Eh/01h	F_DATA	R	00h	FIFO 8-bit data access <sup>[1][2]</sup>	Yes	FIFO 8-bit data access	0Eh	<a href="#">Section 14.8.2</a>
0Fh	F_SETUP	R/W	00h	FIFO setup register <sup>[1][3]</sup>	No	FIFO setup	10h	<a href="#">Section 14.8.3</a>
10h	TIME_DLY	R	00h	Time delay register <sup>[1][2]</sup>	Yes	Time since FIFO overflow	11h	<a href="#">Section 14.9</a>
11h	SYSMOD	R	00h	System mode register <sup>[2]</sup>	Yes	Current system mode	12h	<a href="#">Section 14.10</a>
12h	INT_SOURCE	R	00h	Interrupt source register <sup>[1]</sup>	No	Interrupt status	13h	<a href="#">Section 14.11</a>
13h	PT_DATA_CFG	R/W	00h	PT data configuration register <sup>[1][3]</sup>	No	Data event flag configuration	14h	<a href="#">Section 14.12</a>
14h	Reserved	R	—	—	—	—	15h	<a href="#">Section 14.13</a>
15h	Reserved	R	—	—	—	—	16h	<a href="#">Section 14.13</a>
16h	P_TGT_MSB	R/W	00h	Pressure target MSB <sup>[1][3]</sup>	No	Pressure target value bits 8 to 15	17h	<a href="#">Section 14.14</a>
17h	P_TGT_LSB	R/W	00h	Pressure target LSB <sup>[1][3]</sup>	No	Pressure target value bits 0 to 7	18h	<a href="#">Section 14.14</a>
18h	T_TGT	R/W	00h	Temperature target register <sup>[1][3]</sup>	No	Temperature target value	19h	<a href="#">Section 14.15</a>
19h	P_WND_MSB	R/W	00h	Pressure window MSB <sup>[1][3]</sup>	No	Pressure window value bits 8 to 15	1Ah	<a href="#">Section 14.16</a>
1Ah	P_WND_LSB	R/W	00h	Pressure window LSB <sup>[1][3]</sup>	No	Pressure window value bits 0 to 7	1Bh	<a href="#">Section 14.16</a>
1Bh	T_WND	R/W	00h	Temperature window register <sup>[1][3]</sup>	No	Temperature window value	1Ch	<a href="#">Section 14.17</a>
1Ch	P_MIN_MSB	R/W	00h	Minimum pressure data out MSB <sup>[1][3]</sup>	No	Minimum pressure bits 12 to 19	1Dh	<a href="#">Section 14.18</a>
1Dh	P_MIN_CSB	R/W	00h	Minimum pressure data out CSB <sup>[1][3]</sup>	No	Minimum pressure bits 4 to 11	1Eh	<a href="#">Section 14.18</a>
1Eh	P_MIN_LSB	R/W	00h	Minimum pressure data out LSB <sup>[1][3]</sup>	No	Minimum pressure bits 0 to 3	1Fh	<a href="#">Section 14.18</a>
1Fh	T_MIN_MSB	R/W	00h	Minimum temperature data out MSB <sup>[1][3]</sup>	No	Minimum temperature bits 8 to 15	20h	<a href="#">Section 14.20</a>
20h	T_MIN_LSB	R/W	00h	Minimum temperature data out LSB <sup>[1][3]</sup>	No	Minimum temperature bits 0 to 7	21h	<a href="#">Section 14.20</a>
21h	P_MAX_MSB	R/W	00h	Maximum pressure data out MSB <sup>[1][3]</sup>	No	Maximum pressure bits 12 to 19	22h	<a href="#">Section 14.19</a>
22h	P_MAX_CSB	R/W	00h	Maximum pressure data out CSB <sup>[1][3]</sup>	No	Maximum pressure bits 4 to 11	23h	<a href="#">Section 14.19</a>
23h	P_MAX_LSB	R/W	00h	Maximum pressure data out LSB <sup>[1][3]</sup>	No	Maximum pressure bits 0 to 3	24h	<a href="#">Section 14.19</a>
24h	T_MAX_MSB	R/W	00h	Maximum temperature data out MSB <sup>[1][3]</sup>	No	Maximum temperature bits 8 to 15	25h	<a href="#">Section 14.21</a>
25h	T_MAX_LSB	R/W	00h	Maximum temperature data out LSB <sup>[1][3]</sup>	No	Maximum temperature bits 0 to 7	26h	<a href="#">Section 14.21</a>
26h	CTRL_REG1	R/W	00h	Control register 1 <sup>[1][4]</sup>	No	Modes, oversampling	27h	<a href="#">Section 14.22.1</a>
27h	CTRL_REG2	R/W	00h	Control register 2 <sup>[1]</sup>	No	Acquisition time step	28h	<a href="#">Section 14.22.2</a>
28h	CTRL_REG3	R/W	00h	Control register 3 <sup>[1][4]</sup>	No	Interrupt pin configuration	29h	<a href="#">Section 14.22.3</a>
29h	CTRL_REG4	R/W	00h	Control register 4 <sup>[1][4]</sup>	No	Interrupt enables	2Ah	<a href="#">Section 14.22.4</a>
2Ah	CTRL_REG5	R/W	00h	Control register 5 <sup>[1][4]</sup>	No	Interrupt output pin assignment	2Bh	<a href="#">Section 14.22.5</a>
2Bh	OFF_P	R/W	00h	Pressure data user offset register	No	Pressure data offset	2Ch	<a href="#">Section 14.23</a>

Table 10. Register address map...continued

Register Address	Name	Access	Reset value	Description	Reset when STBY to Active	Comment	Auto-increment address	Reference
2Ch	OFF_T	R/W	00h	Temperature data user offset register	No	Temperature data offset	2Dh	<a href="#">Section 14.23.2</a>
2Dh	Reserved	R	—	—	—	—	0Ch	<a href="#">Section 14.23.3</a>

- [1] Register contents are preserved when transitioning from ACTIVE to STANDBY mode  
 [2] Register contents are reset when transitioning from STANDBY to ACTIVE mode.  
 [3] Register contents can be modified anytime in STANDBY or ACTIVE mode.  
 [4] Modification of this register's contents can only occur when device in STANDBY mode except the SBYB, OST, and RST bit fields in CTRL\_REG1 register.

Table 11. Register address map: Area A (F\_Mode = 0, FIFO disabled)

Register Address	Name	Access	Reset value	Description	Reset when STBY to Active	Comment	Auto-increment address	Reference
00h/06h	DR_STATUS <sup>[1]</sup>	R	00h	Sensor status register	Yes	DR_STATUS	01h	<a href="#">Section 14.2</a>
01h	OUT_P_MSB <sup>[1]</sup>	R	00h	Pressure data out MSB	Yes	Bits 12 to 19 of 20-bit real-time pressure sample.  Root pointer to pressure and temperature FIFO data.	02h  01h	<a href="#">Section 14.3</a>
02h	OUT_P_CSB <sup>[1]</sup>	R	00h	Pressure data out CSB	Yes	Bits 4 to 11 of 20-bit real-time pressure sample	03h	<a href="#">Section 14.3</a>
03h	OUT_P_LSB <sup>[1]</sup>	R	00h	Pressure data out LSB	Yes	Bits 0 to 3 of 20-bit real-time pressure sample	04h	<a href="#">Section 14.3</a>
04h	OUT_T_MSB <sup>[1]</sup>	R	00h	Temperature data out MSB	Yes	Bits 4 to 11 of 12-bit real-time temperature sample	05h	<a href="#">Section 14.4</a>
05h	OUT_T_LSB <sup>[1]</sup>	R	00h	Temperature data out LSB	Yes	Bits 0 to 3 of 12-bit real-time temperature sample	00h	<a href="#">Section 14.4</a>

- [1] The Registers in Area A from 00h to 05h depend on the F\_MODE bit setting in FIFO Setup Register (F\_SETUP).
- F\_MODE = 00, FIFO is disabled.
  - F\_MODE = 01 is circular buffer.
  - F\_MODE = 10 is full stop mode.

Table 12. Register address map: Area A (F\_Mode &gt; 0, FIFO in circular buffer or full stop mode)

Register Address	Name	Access	Reset value	Description	Reset when STBY to Active	Comment	Auto-increment address	Reference
00h/0Dh	F_STATUS <sup>[1]</sup>	R	00h	Sensor status register	Yes	F_STATUS	01h	<a href="#">Section 14.8.1</a>
01h	F_DATA <sup>[1]</sup>	R	00h	FIFO 8-bit data access	Yes	—	01h	<a href="#">Section 14.8.2</a>
02h	Read to reserved area returns 00 <sup>[1]</sup>	—	00h	—	n.a.	—	03h	—
03h	Read to reserved area returns 00 <sup>[1]</sup>	—	00h	—	n.a.	—	04h	—
04h	Read to reserved area returns 00 <sup>[1]</sup>	—	00h	—	n.a.	—	05h	—
05h	Read to reserved area returns 00 <sup>[1]</sup>	—	00h	—	n.a.	—	00h	—

- [1] The registers in area A from 00h to 05h depend on the F\_MODE bit setting in FIFO setup register (F\_SETUP).
- F\_MODE = 00, FIFO is disabled.
  - F\_MODE = 01 is circular buffer.
  - F\_MODE = 10 is full stop mode.



## 14.1 STATUS - sensor status register (address 00h)

The aliases allow the STATUS register to be read easily before reading the current pressure or temperature data, the delta pressure or temperature data, or the FIFO data, using the register address auto-incrementing mechanism.

Table 13. Alias for DR\_Status (06h) or F\_Status (0Dh) registers

FIFO data enabled mode bit setting	Status register alias
F_MODE = 00 <sup>[1]</sup>	00h = DR_STATUS (06h)
F_MODE >00	00h = F_STATUS (0Dh)

[1] The F\_MODE is defined in [Section 14.8.3 "F\\_SETUP- FIFO setup register \(address 0Fh\)"](#)

## 14.2 DR\_STATUS - status register (address 06h)

The DR\_STATUS register provides the acquisition status information on a per sample basis, and reflects real-time updates to the OUT\_P and OUT\_T registers. The same STATUS register can be read through an alternate address 00h (F\_Mode = 00).

Table 14. DR\_STATUS - status register (address 06h) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	PTOW	POW	TOW	reserved	PTDR	PDR	TDR	reserved
Reset	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R

Table 15. DR\_STATUS - status register (address 06h) bit description

Bit	Symbol	Description
7	PTOW <sup>[1]</sup>	Pressure or temperature data overwrite. PTOW is set to 1 whenever new data is acquired before completing the retrieval of the previous set. This event occurs when the content of at least one data register (OUT_P, OUT_T) has been overwritten. PTOW is cleared when the high-bytes of the data (OUT_P_MSB or OUT_T_MSB) are read, when F_MODE is zero. PTOW is cleared by reading F_DATA register when F_MODE > 0. <b>0</b> — No data overwrite has occurred (reset value) <b>1</b> — Previous pressure or temperature data was overwritten by new pressure or temperature data before it was read
6	POW <sup>[2]</sup>	Pressure data overwrite. POW is set to 1 whenever a new pressure acquisition is completed before the retrieval of the previous data. When this occurs, the previous data is overwritten. POW is cleared anytime OUT_P_MSB register is read, when F_MODE is zero. POW is cleared by reading F_DATA register when F_MODE > 0. <b>0</b> — No data overwrite has occurred (reset value) <b>1</b> — Previous pressure data was overwritten by new pressure data before it was read
5	TOW <sup>[3]</sup>	Temperature data overwrite. TOW is set to 1 whenever a new temperature acquisition is completed before the retrieval of the previous data. When this occurs, the previous data is overwritten. TOW is cleared anytime OUT_T_MSB register is read, when F_MODE is zero. TOW is cleared by reading F_DATA register when F_MODE > 0. <b>0</b> — No data overwrite has occurred (reset value) <b>1</b> — Previous temperature data was overwritten by new temperature data before it was read
4	reserved	This bit is reserved

Table 15. DR\_STATUS - status register (address 06h) bit description...continued

Bit	Symbol	Description
3	PTDR <sup>[1]</sup>	Pressure or temperature data ready. PTDR signals that a new acquisition for either pressure or temperature is available. PTDR is cleared anytime OUT_P_MSB or OUT_T_MSB register is read, when F_MODE is zero. PTDR is cleared by reading F_DATA register when F_MODE > 0. <b>0</b> — No new set of data ready (reset value) <b>1</b> — A new set of data is ready
2	PDR <sup>[2]</sup>	New pressure data available. PDR is set to 1 whenever a new pressure data acquisition is completed. PDR is cleared anytime OUT_P_MSB register is read, when F_MODE is zero. PDR is cleared by reading F_DATA register when F_MODE > 0. <b>0</b> — No new pressure data is available (reset value) <b>1</b> — A new set of pressure data is ready
1	TDR <sup>[3]</sup>	New temperature data available. TDR is set to 1 whenever a temperature data acquisition is completed. TDR is cleared anytime OUT_T_MSB register is read, when F_MODE is zero. TDR is cleared by reading F_DATA register when F_MODE > 0. <b>0</b> — No new temperature data ready (reset value) <b>1</b> — A new temperature data is ready
0	reserved	This bit is reserved

[1] PTDR and PTOW flag generation requires the DREM event flag generator to be enabled in the PT data configuration register (PT\_DATA\_CFG).

[2] PDR and POW flag generation is required for the pressure event flag generator to be enabled (PDEFE = 1) in the PT data configuration register (PT\_DATA\_CFG).

[3] TDR and TOW flag generation is required for the temperature event flag generator to be enabled (TDEFE = 1) in the PT data configuration register (PT\_DATA\_CFG).

#### 14.2.1 Data registers with F\_MODE = 00 (FIFO disabled)

When the FIFO data output register, F\_DATA (0Eh), is disabled (F\_MODE[7:6] = 00 in the F\_SETUP register, 0Fh), the pressure data registers indicate the real-time status information of the sample data. See [Section 14.8 "FIFO setup registers"](#) for additional information.

### 14.3 OUT\_P\_MSB, OUT\_P\_CSB, OUT\_P\_LSB - pressure data registers (address 01h, 02h, 03h)

Pressure data registers 01h, 02h, and 03h comprise the pressure depending on the setting of the ALT bit in the CTRL\_REG1 register in barometer mode. The data stored in registers 01h, 02h, and 03h is pressure data in Pascals.

The pressure data is stored as a 20-bit unsigned integer with a fractional part. The OUT\_P\_MSB (01h), OUT\_P\_CSB (02h), and bits 7 to 6 of the OUT\_P\_LSB (03h) registers contain the integer part in Pascals. Bits 5 to 4 of OUT\_P\_LSB contain the fractional component. This value is representative as a Q18.2 fixed-point format where there are 18 integer bits and two fractional bits.

Table 16. OUT\_P\_MSB, OUT\_P\_CSB, OUT\_P\_LSB - pressure data registers (address 01h, 02h, 03h) bit allocation

Location		Bit							
Address	Register	7	6	5	4	3	2	1	0
01h	OUT_P_MSB	PD[19:12]							
02h	OUT_P_CSB	PD[11:4]							
03h	OUT_P_LSB	PD[3:0]				reserved			
Reset		0	0	0	0	0	0	0	0
Access		R	R	R	R	R	R	R	R

#### 14.3.1 Data registers with F\_MODE = 00

The DR\_STATUS, OUT\_P\_MSB, OUT\_P\_CSB, OUT\_P\_LSB, OUT\_T\_MSB, and OUT\_T\_LSB registers are stored in the auto-incrementing address range of 00h to 05h. This allows the host controller to read the status register followed by the 12-bit temperature in a 6 byte I<sup>2</sup>C transaction.

See [Section 14.8 "FIFO setup registers"](#) for additional information.

#### 14.4 OUT\_T\_MSB, OUT\_T\_LSB - temperature data registers (address 04h, 05h)

The temperature data is stored as a signed 12-bit integer with a fractional part. The OUT\_T\_MSB (04h) register contains the integer part in °C and the OUT\_T\_LSB (05h) register contains the fractional part. This value is representative as a Q8.4 fixed-point format where there are eight integer bits (including the signed bit) and four fractional bits.

Table 17. OUT\_T\_MSB, OUT\_T\_LSB - temperature data registers (address 04h, 05h) bit allocation

Location		Bit							
Address	Register	7	6	5	4	3	2	1	0
04h	OUT_T_MSB	TD[11:4]							
05h	OUT_T_LSB	TD[3:0]				reserved			
Reset		0	0	0	0	0	0	0	0
Access		R	R	R	R	R	R	R	R

#### 14.5 OUT\_P\_DELTA\_MSB, OUT\_P\_DELTA\_CSB, OUT\_P\_DELTA\_LSB - pressure delta register (address 07h, 08h, 09h)

The pressure delta registers 07h, 08h, and 09h comprise the pressure and delta data, providing the differences from the last pressure samples.

The pressure is arranged as a 20-bit unsigned integer with a fractional part in Pascals. The first 18 bits are located in OUT\_P\_DELTA\_MSB, OUT\_P\_DELTA\_CSB, and bits 7 to 6 of OUT\_P\_DELTA\_LSB. The two bits in position 5 to 4 of OUT\_P\_DELTA\_LSB represent the fractional component.

**Note:** The OUT\_P\_DELTA register store the difference data information regardless of the state of the FIFO data output register driver bit, F\_MODE > 00.

Table 18. OUT\_P\_DELTA\_MSB, OUT\_P\_DELTA\_CSB, OUT\_P\_DELTA\_LSB - pressure delta register (address 07h, 08h, 09h) bit allocation

Location		Bit							
Address	Register	7	6	5	4	3	2	1	0
07h	OUT_P_DELTA_MSB	PDD[19:12]							
08h	OUT_P_DELTA_CSB	PDD[11:4]							
09h	OUT_P_DELTA_LSB	PDD[3:0]				reserved			
Reset		0	0	0	0	0	0	0	0
Access		R	R	R	R	R	R	R	R

## 14.6 OUT\_T\_DELTA\_MSB, OUT\_T\_DELTA\_LSB - temperature delta register (address 0Ah, 0Bh)

The temperature delta register 0Ah and 0Bh comprise the temperature delta data and provide the difference from the last temperature samples.

The temperature data is arranged as 12-bit signed integer with a fractional part in °C. The eight bits of OUT\_T\_DELTA\_MSB representing degrees and with fractions of a degree stored in four bits in position 7 to 4 of OUT\_T\_DELTA\_LSB.

**Note:** The OUT\_T\_DELTA register store the difference data information regardless of the state of the FIFO data output register driver bit, F\_MODE > 00.

Table 19. OUT\_T\_DELTA\_MSB, OUT\_T\_DELTA\_LSB - temperature delta register (address 0Ah, 0Bh) bit allocation

Location		Bit							
Address	Register	7	6	5	4	3	2	1	0
0Ah	OUT_T_DELTA_MSB	TDD[11:4]							
0Bh	OUT_T_DELTA_LSB	TDD[3:0]				reserved			
Reset		0	0	0	0	0	0	0	0
Access		R	R	R	R	R	R	R	R

## 14.7 WHO\_AM\_I - device ID register (address 0Ch)

This register contains the device identifier which is set to C4h by default. The value is factory programmed. Consult the NXP factory for custom alternate values.

Table 20. WHO\_AM\_I - device ID register (address 0Ch) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	WHO_AM_I[7:0]							
Reset	0	0	0	0	0	0	0	0
Access	NVM data 1	NVM data 1	NVM data 0	NVM data 0	NVM data 0	NVM data 1	NVM data 0	NVM data 0

## 14.8 FIFO setup registers

### 14.8.1 F\_STATUS - FIFO status register (address 0Dh)

Table 21. F\_STATUS - FIFO status register (address 0Dh) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	F_OVF	F_WMRK_FLAG	F_CNT[5:0]					
Reset	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R

Table 22. F\_STATUS - FIFO status register (address 0Dh) bit description

F_OVF	F_WMRK_FLAG	Event description
0	—	No FIFO overflow events detected.
1	—	FIFO overflow event detected.
—	0	No FIFO watermark events detected.
—	1	FIFO watermark event detected. FIFO sample count greater than watermark value

The F\_OVF and F\_WMRK\_FLAG flags remain asserted while the event source is still active, but the user can clear the FIFO interrupt bit flag in the interrupt source register (INT\_SOURCE) by reading the F\_STATUS register. Therefore, the F\_OVF bit flag will remain asserted while the FIFO has overflowed and the F\_WMRK\_FLAG bit flag will remain asserted while the F\_CNT value is greater than then F\_WMRK value.

Table 23. F\_STATUS - FIFO status register (address 0Dh) bit description

Bit	Symbol	Description
5 to 0	F_CNT	FIFO sample counter. F_CNT[5:0] bits indicate the number of samples currently stored in the FIFO buffer. 00_0000 — indicates that the FIFO is empty (reset value) 00_0001 to 10_0000 — indicates 1 to 32 samples stored in FIFO

### 14.8.2 F\_DATA - FIFO data register (address 0Eh)

F\_DATA is a read only address which provides access to 8-bit FIFO data. FIFO holds a maximum of 32 samples, a maximum of  $5 \times 32 = 160$  data bytes of samples can be read. When F\_MODE bit in FIFO SETUP (F\_SETUP) register is set to logic '1', the F\_DATA pointer shares the same address location as OUT\_P\_MSB (01h), therefore all accesses of the FIFO buffer data use the I<sup>2</sup>C address 01h. Reads from the other data registers (02h, 03h, 04h, 05h) will return a value of 00h.

**Note:** The FIFO will NOT suspend to data accumulation during read transactions to F\_DATA.

Table 24. F\_DATA - FIFO data register (address 0Eh) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	F_DATA[7:0]							
Reset	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R

Table 25. Read accesses through F\_DATA

1st read (1 byte)	OUT_P_MSB (oldest)
2nd read (1 byte)	OUT_P_CSB (oldest)
3rd read (1 byte)	OUT_P_LSB (oldest)
4th read (1 byte)	OUT_T_MSB (oldest)
5th read (1 byte)	OUT_T_LSB (oldest)
.	.
.	.
.	.
158th read (1 byte)	OUT_T_LSB (oldest)
159th read (1 byte)	00h
160th read (1 byte)	00h

14.8.3 F\_SETUP- FIFO setup register (address 0Fh)

A FIFO sample count exceeding the watermark event does not stop the FIFO from accepting new data.

The FIFO update rate is dictated by the selected system acquisition rate (ST bits of CTRL\_REG2).

When a byte is read from the FIFO buffer the oldest sample data in the FIFO buffer is returned and also deleted from the front of the FIFO buffer, while the FIFO sample count is decremented by one. It is assumed that the host application shall use the I<sup>2</sup>C BURST read transaction to dump the FIFO.

Table 26. F\_SETUP- FIFO setup register (address 0Fh) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	F_MODE[1:0]		F_WMRK[5:0]					
Reset	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R

Table 27. F\_SETUP- FIFO setup register (address 0Fh) bit description

Bit	Symbol	Description
7 to 6	F_MODE[7:6] <sup>[1][2]</sup>	<p>FIFO buffer overflow mode.</p> <p><b>00</b> — FIFO is disabled (reset value)</p> <p><b>01</b> — FIFO contains the most recent samples when overflowed (circular buffer). Oldest sample is discarded to be replaced by new sample</p> <p><b>10</b> — FIFO stops accepting new samples when overflowed</p> <p><b>11</b> — Not used</p> <p>The FIFO is flushed whenever the FIFO is disabled, or transitioning from STANDBY mode to ACTIVE mode. Disabling the FIFO (F_MODE = 00) resets the F_OVF, F_WMRK_FLAG, F_CNT to zero. A FIFO overflow event (as when F_CNT = 32) will assert the F_OVF flag and a FIFO sample count equal to the sample count watermark ( F_WMRK) asserts the F_WMRK_FLAG event flag. To switch between FIFO modes, first disable the FIFO and then write the new value to F_MODE.</p>
5 to 0	F_WMRK[5:0] <sup>[3]</sup>	<p>FIFO event sample count watermark. These bits set the number of FIFO samples required to trigger a watermark interrupt. A FIFO watermark event flag (F_WMRK_FLAG) is raised when FIFO sample count F_CNT[5:0] value is equal to the F_WMRK[5:0] watermark.</p> <p><b>00_0000</b> — FIFO is disabled (reset value) Setting the F_WMRK[5:0] to 00_0000 will disable the FIFO watermark event flag generation.</p>

[1] This bit field can be written in ACTIVE mode.

[2] This bit field can be written in STANDBY mode.

[3] The FIFO mode (F\_MODE) cannot be switched between the two operational modes (01 and 10).

## 14.9 TIME\_DLY - time delay register (address 10h)

The time delay register contains the number of ticks of data sample time since the last byte of the FIFO was written. This register starts to increment on FIFO overflow or data wrap and clears when the last byte of FIFO is read.

Table 28. TIME\_DLY - time delay register (address 10h) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	TD[7:0]							
Reset	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R

## 14.10 SYSMOD - system mode register (address 11h)

Table 29. SYSMOD - system mode register (address 11h) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	reserved							SYSMOD
Reset	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R

Table 30. SYSMOD - system mode register (address 11h) bit description

Bit	Symbol	Description
7 to 1	reserved	These bits are reserved and will always read 0
0	SYSMOD	System mode <b>0</b> — STANDBY mode (reset value) <b>1</b> — ACTIVE mode

#### 14.11 INT\_SOURCE - system interrupt status register (address 12h)

The interrupt source register bits that are set (logic '1') to indicate which function has asserted its interrupt and conversely, bits that are cleared (logic '0') indicate which function has not asserted its interrupt.

The setting of the bits is rising edge sensitive, the bit is set by a low to high state change and reset by reading the appropriate source register.

Table 31. INT\_SOURCE - system interrupt status register (address 12h) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	SRC_DRDY	SRC_FIFO	SRC_PW	SRC_TW	SRC_PTH	SRC_TTH	SRC_PCHG	SRC_TCHG
Reset	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R

Table 32. INT\_SOURCE - system interrupt status register (address 12h) bit description

Bit	Symbol	Description
7	SRC_DRDY	Data ready interrupt status bit. Logic '1' indicates that pressure or temperature data ready interrupt is active indicating the presence of new data and/or a data overwrite, otherwise it is a logic '0'.  This bit is asserted when the PTOW and/or PTDR is set and the functional block interrupt has been enabled. This bit is cleared by reading the STATUS and pressure/temperature register.
6	SRC_FIFO	FIFO interrupt status bit. Logic '1' indicates that a FIFO interrupt event such as an overflow event has occurred. FIFO interrupt event generators: FIFO overflow, or (watermark: F_CNT = F_WMRK). <b>0</b> — no FIFO interrupt event has occurred. (reset value) This bit is cleared by reading the F_STATUS register. <b>1</b> — A FIFO interrupt event such as an overflow event has occurred.



Table 32. INT\_SOURCE - system interrupt status register (address 12h) bit description...continued

Bit	Symbol	Description
5	SRC_PW	Pressure alerter status bit near or equal to target pressure (near is within target value ± window value). <b>0</b> — (reset value) The window value must be non-zero for interrupt to trigger.
4	SRC_TW	Temperature alerter status bit near or equal to target temperature (near is within target value ± window value.) <b>0</b> — (reset value) The window value must be non-zero for interrupt to trigger.
3	SRC_PTH	Pressure threshold interrupt. <b>0</b> — If the window is set to 0, it will only trigger on crossing the center threshold. (reset value) <b>1</b> — With the window set to a non-zero value, the trigger will occur on crossing any of the thresholds: upper, center, or lower.
2	SRC_TTH	Temperature threshold interrupt. <b>0</b> — If the window is set to 0, it will only trigger on crossing the center threshold.(reset value) <b>1</b> — With the window set to a non-zero value, the trigger will occur on crossing any of the thresholds: upper, center, or lower.
1	SRC_PCHG	Delta P interrupt status bit. <b>0</b> — (reset value)
0	SRC_TCHG	Delta T interrupt status bit. <b>0</b> — (reset value)

14.12 PT\_DATA\_CFG - sensor data register (address13h)

The PT\_DATA\_CFG register configures the pressure data, temperature data, and event flag generator.

Table 33. PT\_DATA\_CFG - sensor data register (address13h) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	reserved					DREM	PDEFE	TDEFE
Reset	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R/W	R/W	R/W

Table 34. PT\_DATA\_CFG - sensor data register (address 13h) bit description

Bit	Symbol	Description
7 to 3	reserved	These bits are reserved
2	DREM	Data ready event mode. <b>0</b> — Event detection disabled (reset value) If the DREM bit is cleared logic '0' and one or more of the data ready event flags are enabled, then an event flag will be raised whenever the system acquires a new set of data. <b>1</b> — Generate data ready event flag on new pressure or temperature data. If the DREM bit is set logic '1' and one or more of the data ready event flags (PDEFE, TDEFE) are enabled, then an event flag will be raised upon change in state of the data.
1	PDEFE	Data event flag enable on new pressure <b>0</b> — Event detection disabled (reset value) <b>1</b> — Raise event flag on new pressure data
0	TDEFE	Data event flag enable on new temperature data. <b>0</b> — Event detection disabled (reset value) <b>1</b> — Raise event flag on new temperature data

### 14.13 Reserved (address 14h, 15h)

Table 35. Reserved register (address 14h, 15h)

Location		Bit							
Address	Register	7	6	5	4	3	2	1	0
14h		Reserved							
15h		Reserved							
Reset MSB		1	1	0	0	0	1	0	1
Reset LSB		1	1	1	0	0	1	1	1
Access		R	R	R	R	R	R	R	R

### 14.14 P\_TGT\_MSB, P\_TGT\_LSB - pressure target value register (address 16h, 17h)

The pressure target value works in conjunction with the window value (P\_WND\_MSB and P\_WND\_LSB). The pressure value is a 16-bit unsigned value in two Pa units.

Table 36. P\_TGT\_MSB, P\_TGT\_LSB - pressure target value register (address 16h, 17h) bit allocation

Location		Bit							
Address	Register	7	6	5	4	3	2	1	0
16h	P_TGT_MSB	P_TGT[15:8]							
17h	P_TGT_LSB	P_TGT[7:0]							
Reset		0	0	0	0	0	0	0	0
Access		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

### 14.15 T\_TGT- temperature target value register (address 18h)

Temperature target value is input as an 8-bit signed integer in °C.

Table 37. T\_TGT- temperature target value register (address 18h) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	T_TGT[7:0]							
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

#### 14.16 P\_WND\_LSB, P\_WND\_MSB - pressure window value register (address 19h, 1Ah)

Pressure window value register is arranged as an unsigned 16-bit integer of window value in two Pa units.

Table 38. P\_WND\_LSB, P\_WND\_MSB - pressure window value register (address 19h, 1Ah) bit allocation

Location		Bit							
Address	Register	7	6	5	4	3	2	1	0
19h	P_WND_LSB	P_W[15:8]							
1Ah	P_WND_MSB	P_W[7:0]							
Reset		0	0	0	0	0	0	0	0
Access		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

#### 14.17 T\_WIN- temperature window value register (address 1Bh)

The temperature alarm window value register is an unsigned 8-bit value in °C.

Table 39. T\_WIN- temperature window value register (address 1Bh) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	T_WIN[7:0]							
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

#### 14.18 P\_MIN\_MSB, P\_MIN\_CSB, P\_MIN\_LSB - minimum pressure register (address 1Ch, 1Dh, 1Eh)

Register with captured minimum pressure value.

The pressure is arranged as a 20-bit unsigned data in Pascals. The first 18 bits are located in P\_MIN\_MSB, P\_MIN\_CSB, and bits 7 to 6 of P\_MIN\_LSB. The two bits in position 5 to 4 of P\_MIN\_LSB represent the fractional component.

The register is cleared on power-up or manually by writing '0' to the register.

Table 40. P\_MIN\_MSB, P\_MIN\_CSB, P\_MIN\_LSB - minimum pressure register (address 1Ch, 1Dh, 1Eh) bit allocation

Location		Bit							
Address	Register	7	6	5	4	3	2	1	0
1Ch	P_MIN_MSB	P_MIN[19:12]							
1Dh	P_MIN_CSB	P_MIN[11:4]							
1Eh	P_MIN_LSB	P_MIN[3:0]				reserved			
Reset		0	0	0	0	0	0	0	0
Access MSB		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Access CSB		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Access LSB		R/W	R/W	R/W	R/W	R	R	R	R

#### 14.19 P\_MAX\_MSB, P\_MAX\_CSB, P\_MAX\_LSB - maximum pressure register (address 21h, 22h, 23h)

Register with captured maximum pressure value.

The pressure is arranged as a 20-bit unsigned data in Pascals. The first 18 bits are located in P\_MAX\_MSB, P\_MAX\_CSB, and bits 7 to 6 of P\_MAX\_LSB. The two 2 bits in position 5 to 4 of P\_MAX\_LSB represent the fractional component.

The register is cleared on power-up or manually by writing '0' to the registers.

Table 41. P\_MAX\_MSB, P\_MAX\_CSB, P\_MAX\_LSB - maximum pressure register (address 21h, 22h, 23h) bit allocation

Location		Bit							
Address	Register	7	6	5	4	3	2	1	0
21h	P_MAX_MSB	P_MAX[19:12]							
22h	P_MAX_CSB	P_MAX[11:4]							
23h	P_MAX_LSB	P_MAX[3:0]				reserved			
Reset		0	0	0	0	0	0	0	0
Access MSB		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Access CSB		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Access LSB		R/W	R/W	R/W	R/W	R	R	R	R

#### 14.20 T\_MIN\_MSB, T\_MIN\_LSB - minimum temperature register (address 1Fh, 20h)

Register with captured minimum temperature value.

The temperature data is arranged as a 12-bit signed integer in °C. The first eight bits are located in T\_MIN\_MSB with fractions of a degree stored in four bits in position 7 to 4 of T\_MIN\_LSB.

The register is cleared on power-up or manually by writing '0' to the registers.

Table 42. T\_MIN\_MSB, T\_MIN\_LSB - minimum temperature register (address 1Fh, 20h) bit allocation

Location		Bit							
Address	Register	7	6	5	4	3	2	1	0
1Fh	T_MIN_MSB	T_MIN[11:4]							
20h	T_MIN_LSB	T_MIN[3:0]				reserved			
Reset		0	0	0	0	0	0	0	0
Access MSB		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Access LSB		R/W	R/W	R/W	R/W	R	R	R	R

## 14.21 T\_MAX\_MSB, T\_MAX\_LSB - maximum temperature register (address 24h, 25h)

Register with captured maximum temperature value.

The temperature data is arranged as a 12-bit signed integer in °C. The first eight bits are located in T\_MAX\_MSB with fractions of a degree stored in four bits in position 7 to 4 of T\_MAX\_LSB.

The register is cleared on power-up or manually by writing '0' to the registers.

Table 43. T\_MAX\_MSB, T\_MAX\_LSB - minimum temperature register (address 24h, 25h) bit allocation

Location		Bit							
Address	Register	7	6	5	4	3	2	1	0
24h	T_MAX_MSB	T_MAX[11:4]							
25h	T_MAX_LSB	T_MAX[3:0]				reserved			
Reset		0	0	0	0	0	0	0	0
Access MSB		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Access LSB		R/W	R/W	R/W	R/W	R	R	R	R

## 14.22 Control registers

### 14.22.1 CTRL\_REG1 - control register 1 (address 26h)

**Note:** Except for STANDBY and OST mode selection, the device must be in STANDBY mode to change any of the fields within bits 7 to 0 of CTRL\_REG1 (26h).

Table 44. CTRL\_REG1 - control register 1 (address 26h) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	Reserved	Reserved	OS[2:0]			0 (R) RST (W)	OST	SBYB
Reset	0	0	0	0	0	0	0	0
Access	R	R	R/W	R/W	R/W	R/W	R/W	R/W

Table 45. CTRL\_REG1 - control register 1 (address 26h) bit description

Bit	Symbol	Description
7	Reserved	
6	Reserved	

Table 45. CTRL\_REG1 - control register 1 (address 26h) bit description...continued

Bit	Symbol	Description
5 to 3	OS[2:0]	Oversample ratio. These bits select the oversampling ratio. Value is $2^{OS}$ . The default value is 000 for a ratio of 1.
2	0 (R) RST (W)	<p>Software reset. This bit is used to activate the software reset. The boot mechanism can be enabled in STANDBY and ACTIVE mode.</p> <p>When the boot bit is enabled, the boot mechanism resets all functional block registers and loads the respective internal registers with default values.</p> <p>If the system was already in STANDBY mode, the reboot process will immediately begin, or else if the system was in ACTIVE mode, the boot mechanism will automatically transition the system from ACTIVE mode to STANDBY mode. Only then can the reboot process begin.</p> <p>The I<sup>2</sup>C communication system is reset to avoid accidental corrupted data access.</p> <p>At the end of the boot process, the RST bit is de-asserted to 0. Reading this bit will return a value of zero.</p> <p><b>0</b> — Device reset disabled (reset value) <b>1</b> — Device reset enabled</p>
1	OST	<p>OST bit will initiate a measurement immediately. If the SBYB bit is set to active, setting the OST bit will initiate an immediate measurement, the part will then return to acquiring data as per the setting of the ST bits in CTRL_REG2. In this mode, the OST bit does not clear itself and must be cleared and set again to initiate another immediate measurement.</p> <p>In one-shot mode, when SBYB is 0, the OST bit is an autoclear bit. When OST is set, the device initiates a measurement by going into active mode. Once a pressure and temperature measurement is completed, it clears the OST bit and comes back to STANDBY mode. User shall read the value of the OST bit before writing to this bit again.</p>
0	SBYB	<p>This bit sets the mode to ACTIVE, where the system will make measurements at periodic times based on the value of ST bits.</p> <p><b>0</b> — Part is in STANDBY mode (reset value) <b>1</b> — Part is ACTIVE</p>

Table 46. System output sample rate selection

OS2	OS1	OS0	Oversample ratio	Minimum time between data samples
0	0	0	1	6 ms
0	0	1	2	10 ms
0	1	0	4	18 ms
0	1	1	8	34 ms
1	0	0	16	66 ms
1	0	1	32	130 ms
1	1	0	64	258 ms
1	1	1	128	512 ms

## 14.22.2 CTRL\_REG2 - control register 2 (address 27h)

Table 47. CTRL\_REG2 - control register 2 (address 27h) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	reserved		LOAD_OUTPUT	ALARM_SEL	ST[3:0]			
Reset	0	0	0	0	0	0	0	0
Access	R	R	R/W	R/W	R/W	R/W	R/W	R/W

Table 48. CTRL\_REG2 - control register 2 (address 27h) bit description

Bit	Symbol	Description
7 to 6	reserved	These bits are reserved.
5	LOAD_OUTPUT	This is to load the target values for SRC_PW/SRC_TW and SRC_PTH/SRC_TTH. <b>0</b> — Do not load OUT_P/OUT_T as target values (reset value) <b>1</b> — The next values of OUT_P/OUT_T are used to set the target values for the interrupts. <b>Notes:</b> <ul style="list-style-type: none"> <li>• This bit must be set at least once if ALARM_SEL=1</li> <li>• To reload the next OUT_P/OUT_T as the target values, clear and set again.</li> </ul>
4	ALARM_SEL	The bit selects the target value for SRC_PW/SRC_TW and SRC_PTH/SRC_TTH. <b>0</b> — (reset value) The values in P_TGT_MSB, P_TGT_LSB and T_TGT are used. <b>1</b> — The values in OUT_P/OUT_T are used for calculating the interrupts SRC_PW/SRC_TW and SRC_PTH/SRC_TTH.
3 to 0	ST[3:0]	Auto acquisition time step. <b>0</b> — (reset value) <b>Step value is 2<sup>ST</sup></b> — Giving a range of 1 second to 215 seconds (9 hours)

## 14.22.3 CTRL\_REG3 - interrupt CTRL register (address 28h)

Table 49. CTRL\_REG3 - interrupt CTRL register (address 28h) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	reserved		IPOL1	PP_OD1	reserved		IPOL2	PP_OD2
Reset	0	0	0	0	0	0	0	0
Access	R	R	R/W	R/W	R	R	R/W	R/W

Table 50. CTRL\_REG3 - interrupt CTRL register (address 28h) bit description

Bit	Symbol	Description
7 to 6	reserved	These bits are reserved.
5	IPOL1	The IPOL bit selects the polarity of the interrupt signal. When IPOL is '0' (default value), any interrupt event is signaled with a logical '0'. Interrupt Polarity active high, or active low on interrupt pad INT1. 0 — Active low (reset value) 1 — Active high
4	PP_OD1	This bit configures the interrupt pin to push-pull or in open-drain mode. The default value is 0 which corresponds to push-pull mode. The open-drain configuration can be used for connecting multiple interrupt signals on the same interrupt line. push-pull/open-drain selection on interrupt pad INT1. 0 — Internal pullup (reset value) 1 — Open-drain
3 to 2	reserved	These bits are reserved.
1	PP_OD2	Interrupt polarity active high, or active low on interrupt pad INT2. 0 — Active low (reset value) 1 — Active high
0	PP_OD2	Push-pull/open-drain selection on interrupt pad INT2. 0 — Internal pullup (reset value) 1 — Open-drain

#### 14.22.4 CTRL\_REG4 - interrupt enable register (address 29h)

The corresponding functional block interrupt enable bit allows the functional block to route its event detection flags to the system's interrupt controller. The interrupt controller routes the enabled functional block interrupt to the INT1 or INT2 pin.

Table 51. CTRL\_REG4 - interrupt enable register (address 29h) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	INT_EN_DRDY	INT_EN_FIFO	INT_EN_PW	INT_EN_TW	INT_EN_PTH	INT_EN_TTH	INT_EN_PCHG	INT_EN_TCHG
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 52. CTRL\_REG4 - interrupt enable register (address 29h) bit description

Bit	Symbol	Description
7	INT_EN_DRDY	Interrupt enable. 0 — Data ready interrupt disabled (reset value) 1 — Data ready interrupt enabled
6	INT_EN_FIFO	Interrupt enable. 0 — FIFO interrupt disabled (reset value) 1 — FIFO interrupt enabled
5	INT_EN_PW	Interrupt enable. 0 — Pressure window interrupt disabled (reset value) 1 — Pressure window interrupt enabled



Table 52. CTRL\_REG4 - interrupt enable register (address 29h) bit description...continued

Bit	Symbol	Description
4	INT_EN_TW	Interrupt enable. 0 — Temperature window interrupt disabled (reset value) 1 — Temperature window interrupt enabled
3	INT_EN_PTH	Interrupt enable. 0 — Pressure threshold interrupt disabled (reset value) 1 — Pressure threshold interrupt enabled
2	INT_EN_TTH	Interrupt enable. 0 — Temperature threshold interrupt disabled (reset value) 1 — Temperature threshold interrupt enabled
1	INT_EN_PCHG	Interrupt enable. 0 — Pressure change interrupt disabled (reset value) 1 — Pressure change interrupt enabled
0	INT_EN_TCHG	Interrupt enable. 0 — Temperature change interrupt disabled (reset value) 1 — Temperature change interrupt enabled

## 14.22.5 CTRL\_REG5 - interrupt configuration register (address 2Ah)

Table 53. CTRL\_REG5 - interrupt configuration register (address 2Ah) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	INT_CFG_DRDY	INT_CFG_FIFO	INT_CFG_PW	INT_CFG_TW	INT_CFG_PTH	INT_CFG_TTH	INT_CFG_PCHG	INT_CFG_TCHG
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 54. CTRL\_REG5 - interrupt configuration register (address 2Ah) bit description

Bit	Symbol	Description
7	INT_EN_DRDY	INT1/INT2 configuration. 0 — Interrupt is routed to INT2 pin (reset value) 1 — Interrupt is routed to INT1
6	INT_CFG_FIFO	INT1/INT2 configuration. 0 — Interrupt is routed to INT2 pin (reset value) 1 — Interrupt is routed to INT1
5	INT_CFG_PW	INT1/INT2 configuration. 0 — Interrupt is routed to INT2 pin (reset value) 1 — Interrupt is routed to INT1
4	INT_CFG_TW	INT1/INT2 configuration. 0 — Interrupt is routed to INT2 pin (reset value) 1 — Interrupt is routed to INT1

Table 54. CTRL\_REG5 - interrupt configuration register (address 2Ah) bit description...continued

Bit	Symbol	Description
3	INT_CFG_PTH	INT1/INT2 configuration. 0 — Interrupt is routed to INT2 pin (reset value) 1 — Interrupt is routed to INT1
2	INT_CFG_TTH	INT1/INT2 configuration. 0 — Interrupt is routed to INT2 pin (reset value) 1 — Interrupt is routed to INT1
1	INT_CFG_PCHG	INT1/INT2 configuration. 0 — Interrupt is routed to INT2 pin (reset value) 1 — Interrupt is routed to INT1
0	INT_CFG_TCHG	INT1/INT2 configuration. 0 — Interrupt is routed to INT2 pin (reset value) 1 — Interrupt is routed to INT1




Figure 7. Interrupt controller block diagram

The system's interrupt controller uses the corresponding bit field in the CTRL\_REG5 register to determine the routing table for the INT1 and INT2 interrupt pins. If the bit value is logic '0' the functional block's interrupt is routed to INT2, and if the bit value is logic '1' then the interrupt is routed to INT1.

All interrupts routed to INT1 or INT2 are logically OR'd as illustrated in Figure 8. One or more functional blocks can assert an interrupt pin simultaneously, therefore a host application responding to an interrupt should read the INT\_SOURCE register to determine the appropriate sources of the interrupt.




Figure 8. INT1/INT2 pin control logic

14.23 Offset correction registers

The 2's complement offset correction registers values are used to trim the temperature, and pressure offsets that might occur over the life of the product.

14.23.1 OFF\_P - offset pressure correction register (address 2Bh)

Pressure user accessible offset trim value expressed as an 8-bit, 2's complement number. The user offset registers may be adjusted to enhance accuracy and optimize the system performance. Range is from -512 Pa to +508 Pa, 4 Pa/LSB.

Table 55. OFF\_P - offset correction register (address 2Bh) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	OFF_P[7:0]							
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

14.23.2 OFF\_T - offset temperature correction register (address 2Ch)

Temperature user accessible offset trim value expressed as an 8-bit, 2's complement number. The user offset registers may be adjusted to enhance accuracy and optimize the system performance. Range is from -8 °C to +7.9375 °C, 0.0625 °C/LSB.

Table 56. OFF\_T - offset temperature correction register (address 2Ch) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	OFF_T[7:0]							
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

14.23.3 Reserved (address 2Dh)

Table 57. Reserved (address 2Dh)

Bit	7	6	5	4	3	2	1	0
Symbol	Reserved							
Reset	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R

15 Package information

15.1 Package dimensions

This drawing is located at [http://nxp.com/files/shared/doc/package\\_info/98ASA00260D.pdf](http://nxp.com/files/shared/doc/package_info/98ASA00260D.pdf).




Figure 9. Case 98ASA00260D, LGA package



NOTES:

- 1. ALL DIMENSIONS IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 3. STYLE:  
PIN 1: VDD                      PIN 5: INT2  
PIN 2: CAP                      PIN 6: INT1  
PIN 3: GND                      PIN 7: SDA  
PIN 4: VDDIO                   PIN 8: SCL


© NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE
TITLE: LGA 8 I/O, 3 X 5 X 1.25 PITCH, SENSOR 1.2MAX MM PKG	DOCUMENT NO: 98ASA00260D      REV: A	
	STANDARD: NON-JEDEC	
	SOT1768-1	07 JAN 2016

Figure 10. Case 98ASA00260D, LGA package notes

16 Soldering/landing pad information

The LGA package is compliant with the RoHS standard.

**Note:** Pin 1 index area marker does not have any internal electrical connections. Handling and soldering recommendations for pressure sensors are available in application notes AN1984 and AN3150.



17 Tape and reel specifications




Figure 12. LGA 3 mm x 5 mm embossed carrier tape dimensions




Figure 13. Device orientation in chip carrier

18 Related documentation

The device features and operations may be described in a variety of reference manuals, user guides, and application notes. To find the most-current versions of these documents:

- Go to the product page at [nxp.com/MPL3150A2S](https://www.nxp.com/MPL3150A2S).
- Click on the **Documentation** tab.

19 Revision history

Table 58. Revision history

Document ID	Release date	Description
MPL3150A2S v.1.5	17 May 2024	<ul style="list-style-type: none"><li>MPL3150A2S v.1.5 supercedes MPL3150A2S v.1.4.</li><li>MPL3150A2S v.1.5 is a product data sheet.</li><li>Updated the document formatting, revision history and legal information sections to comply with new NXP documentation guidelines.</li><li><a href="#">Section 17</a>, <a href="#">Figure 12</a>, revised dimension "T" from "0.25 ± 0.05" to "0.3 ± 0.05".</li></ul>
MPL3150A2S v.1.4	29 September 2023	<ul style="list-style-type: none"><li>MPL3150A2S v.1.4 supercedes MPL3150A2S v.1.3.</li><li>MPL3150A2S v.1.4 is a product data sheet.</li><li><a href="#">Section 14.7</a>, <a href="#">Table 20</a>, revised "Access" row, Bit 0 from "1" to "0".</li></ul>
MPL3150A2S v.1.3	8 May 2023	<ul style="list-style-type: none"><li>MPL3150A2S v.1.3 supercedes MPL3150A2S v.1.2.</li><li>MPL3150A2S v.1.3 is a product data sheet.</li><li>Updated the data sheet status from "Objective" to "Product".</li></ul>
MPL3150A2S v.1.2	13 May 2022	<ul style="list-style-type: none"><li>MPL3150A2S v.1.2 supercedes MPL3150A2S v.1.1.</li><li>MPL3150A2S v.1.2 is an objective data sheet.</li><li><a href="#">Section 4</a>, <a href="#">Table 1</a>, removed the row "MPL3150A2S" with "Tray" in the shipping column.</li></ul>
MPL3150A2S v.1.1	18 April 2022	<ul style="list-style-type: none"><li>MPL3150A2S v.1.1 supercedes MPL3150A2S v.1.</li><li>MPL3150A2S v.1.1 is an objective data sheet.</li><li><a href="#">Section 10.2</a>, revised the last paragraph before <a href="#">Figure 4</a> adding the sentence "The device uses 7-bit addressing and does not acknowledge general call address 000 0000."</li><li><a href="#">Section 18</a>, inserted new section.</li></ul>
MPL3150A2S v.1	7 October 2021	<ul style="list-style-type: none"><li>MPL3150A2S v.1 is an objective data sheet.</li><li>Initial release.</li></ul>



Legal information

Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <https://www.nxp.com>.

Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Suitability for use in automotive applications** — This NXP product has been qualified for use in automotive applications. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as “Critical Applications”), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys’ fees) that NXP may incur related to customer’s incorporation of any product in a Critical Application.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

**Security** — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer’s applications and products. Customer’s responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer’s applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at [PSIRT@nxp.com](mailto:PSIRT@nxp.com)) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

**NXP B.V.** — NXP B.V. is not an operating company and it does not distribute or sell products.

## Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

**NXP** — wordmark and logo are trademarks of NXP B.V.

## Tables

Tab. 1.	Ordering information .....	2	Tab. 32.	INT_SOURCE - system interrupt status register (address 12h) bit description .....	24
Tab. 2.	Pin description .....	3	Tab. 33.	PT_DATA_CFG - sensor data register (address 13h) bit allocation .....	25
Tab. 3.	Maximum ratings .....	6	Tab. 34.	PT_DATA_CFG - sensor data register (address 13h) bit description .....	26
Tab. 4.	ESD and latchup protection characteristics .....	6	Tab. 35.	Reserved register (address 14h, 15h) .....	26
Tab. 5.	Mechanical characteristics .....	7	Tab. 36.	P_TGT_MSB, P_TGT_LSB - pressure target value register (address 16h, 17h) bit allocation .....	26
Tab. 6.	Electrical characteristics .....	8	Tab. 37.	T_TGT- temperature target value register (address 18h) bit allocation .....	27
Tab. 7.	Serial interface pin descriptions .....	9	Tab. 38.	P_WND_LSB, P_WND_MSB - pressure window value register (address 19h, 1Ah) bit allocation .....	27
Tab. 8.	I2C client timing values .....	9	Tab. 39.	T_WIN- temperature window value register (address 1Bh) bit allocation .....	27
Tab. 9.	Mode of operation description .....	11	Tab. 40.	P_MIN_MSB, P_MIN_CSB, P_MIN_LSB - minimum pressure register (address 1Ch, 1Dh, 1Eh) bit allocation .....	28
Tab. 10.	Register address map .....	14	Tab. 41.	P_MAX_MSB, P_MAX_CSB, P_MAX_LSB - maximum pressure register (address 21h, 22h, 23h) bit allocation .....	28
Tab. 11.	Register address map: Area A (F_Mode = 0, FIFO disabled) .....	16	Tab. 42.	T_MIN_MSB, T_MIN_LSB - minimum temperature register (address 1Fh, 20h) bit allocation .....	29
Tab. 12.	Register address map: Area A (F_Mode > 0, FIFO in circular buffer or full stop mode) .....	16	Tab. 43.	T_MAX_MSB, T_MAX_LSB - minimum temperature register (address 24h, 25h) bit allocation .....	29
Tab. 13.	Alias for DR_Status (06h) or F_Status (0Dh) registers .....	17	Tab. 44.	CTRL_REG1 - control register 1 (address 26h) bit allocation .....	29
Tab. 14.	DR_STATUS - status register (address 06h) bit allocation .....	17	Tab. 45.	CTRL_REG1 - control register 1 (address 26h) bit description .....	29
Tab. 15.	DR_STATUS - status register (address 06h) bit description .....	17	Tab. 46.	System output sample rate selection .....	30
Tab. 16.	OUT_P_MSB, OUT_P_CSB, OUT_P_LSB - pressure data registers (address 01h, 02h, 03h) bit allocation .....	19	Tab. 47.	CTRL_REG2 - control register 2 (address 27h) bit allocation .....	31
Tab. 17.	OUT_T_MSB, OUT_T_LSB - temperature data registers (address 04h, 05h) bit allocation .....	19	Tab. 48.	CTRL_REG2 - control register 2 (address 27h) bit description .....	31
Tab. 18.	OUT_P_DELTA_MSB, OUT_P_DELTA_CSB, OUT_P_DELTA_LSB - pressure delta register (address 07h, 08h, 09h) bit allocation .....	20	Tab. 49.	CTRL_REG3 - interrupt CTRL register (address 28h) bit allocation .....	31
Tab. 19.	OUT_T_DELTA_MSB, OUT_T_DELTA_LSB - temperature delta register (address 0Ah, 0Bh) bit allocation .....	20	Tab. 50.	CTRL_REG3 - interrupt CTRL register (address 28h) bit description .....	32
Tab. 20.	WHO_AM_I - device ID register (address 0Ch) bit allocation .....	20	Tab. 51.	CTRL_REG4 - interrupt enable register (address 29h) bit allocation .....	32
Tab. 21.	F_STATUS - FIFO status register (address 0Dh) bit allocation .....	21	Tab. 52.	CTRL_REG4 - interrupt enable register (address 29h) bit description .....	32
Tab. 22.	F_STATUS - FIFO status register (address 0Dh) bit description .....	21	Tab. 53.	CTRL_REG5 - interrupt configuration register (address 2Ah) bit allocation .....	33
Tab. 23.	F_STATUS - FIFO status register (address 0Dh) bit description .....	21	Tab. 54.	CTRL_REG5 - interrupt configuration register (address 2Ah) bit description .....	33
Tab. 24.	F_DATA - FIFO data register (address 0Eh) bit allocation .....	21	Tab. 55.	OFF_P - offset correction register (address 2Bh) bit allocation .....	35
Tab. 25.	Read accesses through F_DATA .....	22	Tab. 56.	OFF_T - offset temperature correction register (address 2Ch) bit allocation .....	35
Tab. 26.	F_SETUP- FIFO setup register (address 0Fh) bit allocation .....	22	Tab. 57.	Reserved (address 2Dh) .....	35
Tab. 27.	F_SETUP- FIFO setup register (address 0Fh) bit description .....	23	Tab. 58.	Revision history .....	40
Tab. 28.	TIME_DLY - time delay register (address 10h) bit allocation .....	23			
Tab. 29.	SYSMOD - system mode register (address 11h) bit allocation .....	23			
Tab. 30.	SYSMOD - system mode register (address 11h) bit description .....	24			
Tab. 31.	INT_SOURCE - system interrupt status register (address 12h) bit allocation .....	24			

Figures

Fig. 1.	Block diagram .....	2	Fig. 8.	INT1/INT2 pin control logic .....	34
Fig. 2.	8-pin LGA pinout .....	3	Fig. 9.	Case 98ASA00260D, LGA package .....	36
Fig. 3.	Typical application diagram .....	4	Fig. 10.	Case 98ASA00260D, LGA package notes .....	37
Fig. 4.	I2C client timing diagram .....	10	Fig. 11.	Recommended PCB landing pattern .....	38
Fig. 5.	I2C bus transmission signals .....	11	Fig. 12.	LGA 3 mm × 5 mm embossed carrier tape dimensions .....	39
Fig. 6.	Mode transition diagram .....	11	Fig. 13.	Device orientation in chip carrier .....	39
Fig. 7.	Interrupt controller block diagram .....	34			

## Contents

<b>1</b>	<b>General description</b>	<b>1</b>	14.2	DR_STATUS - status register (address 06h) ...	17
<b>2</b>	<b>Features and benefits</b>	<b>1</b>	14.2.1	Data registers with F_MODE = 00 (FIFO disabled) .....	18
<b>3</b>	<b>Applications</b>	<b>2</b>	14.3	OUT_P_MSB, OUT_P_CSB, OUT_P_LSB - pressure data registers (address 01h, 02h, 03h) .....	18
<b>4</b>	<b>Ordering information</b>	<b>2</b>	14.3.1	Data registers with F_MODE = 00 .....	19
<b>5</b>	<b>Block diagram</b>	<b>2</b>	14.4	OUT_T_MSB, OUT_T_LSB - temperature data registers (address 04h, 05h) .....	19
<b>6</b>	<b>Pinning information</b>	<b>3</b>	14.5	OUT_P_DELTA_MSB, OUT_P_DELTA_CSB, OUT_P_DELTA_LSB - pressure delta register (address 07h, 08h, 09h) .....	19
6.1	Pinning .....	3	14.6	OUT_T_DELTA_MSB, OUT_T_DELTA_LSB - temperature delta register (address 0Ah, 0Bh) .....	20
6.2	Pin description .....	3	14.7	WHO_AM_I - device ID register (address 0Ch) .....	20
<b>7</b>	<b>System connections</b>	<b>4</b>	14.8	FIFO setup registers .....	21
<b>8</b>	<b>Handling and board mount recommendations</b>	<b>4</b>	14.8.1	F_STATUS - FIFO status register (address 0Dh) .....	21
8.1	Methods of handling .....	4	14.8.2	F_DATA - FIFO data register (address 0Eh) ....	21
8.2	Board mount recommendations .....	4	14.8.3	F_SETUP- FIFO setup register (address 0Fh) .....	22
<b>9</b>	<b>Mechanical and electrical specifications</b>	<b>5</b>	14.9	TIME_DLY - time delay register (address 10h) .....	23
9.1	Terminology .....	5	14.10	SYSMOD - system mode register (address 11h) .....	23
9.1.1	Resolution .....	5	14.11	INT_SOURCE - system interrupt status register (address 12h) .....	24
9.1.2	Accuracy .....	5	14.12	PT_DATA_CFG - sensor data register (address 13h) .....	25
9.1.2.1	Offset .....	5	14.13	Reserved (address 14h, 15h) .....	26
9.1.2.2	Linearity .....	5	14.14	P_TGT_MSB, P_TGT_LSB - pressure target value register (address 16h, 17h) .....	26
9.1.2.3	Absolute pressure .....	6	14.15	T_TGT- temperature target value register (address 18h) .....	26
9.1.2.4	Span .....	6	14.16	P_WND_LSB, P_WND_MSB - pressure window value register (address 19h, 1Ah) .....	27
9.1.3	Pressure .....	6	14.17	T_WIN- temperature window value register (address 1Bh) .....	27
9.2	Absolute maximum ratings .....	6	14.18	P_MIN_MSB, P_MIN_CSB, P_MIN_LSB - minimum pressure register (address 1Ch, 1Dh, 1Eh) .....	27
9.3	Mechanical characteristics .....	7	14.19	P_MAX_MSB, P_MAX_CSB, P_MAX_LSB - maximum pressure register (address 21h, 22h, 23h) .....	28
9.4	Electrical characteristics .....	8	14.20	T_MIN_MSB, T_MIN_LSB - minimum temperature register (address 1Fh, 20h) .....	28
<b>10</b>	<b>Digital interface</b>	<b>8</b>	14.21	T_MAX_MSB, T_MAX_LSB - maximum temperature register (address 24h, 25h) .....	29
10.1	I2C characteristics .....	9	14.22	Control registers .....	29
10.2	I2C operation .....	9	14.22.1	CTRL_REG1 - control register 1 (address 26h) .....	29
<b>11</b>	<b>Modes of operation</b>	<b>11</b>	14.22.2	CTRL_REG2 - control register 2 (address 27h) .....	31
11.1	OFF .....	11			
11.2	STANDBY .....	12			
11.3	ACTIVE .....	12			
<b>12</b>	<b>Quick start setup</b>	<b>12</b>			
<b>13</b>	<b>Functionality</b>	<b>12</b>			
13.1	Factory calibration .....	12			
13.2	Barometer function .....	12			
13.3	Temperature function .....	13			
13.4	Autonomous data acquisition .....	13			
13.5	FIFO .....	13			
13.6	External interrupts .....	13			
13.6.1	Reach target threshold pressure (SRC_PTH) .....	13			
13.6.2	Reach window target pressure (SRC_PW) .....	13			
13.6.3	Reach target threshold temperature (SRC_TTH) .....	13			
13.6.4	Reach window target temperature (SRC_TW) .....	14			
13.6.5	Pressure change (SRC_PCHG) .....	14			
13.6.6	Temperature change (SRC_TCHG) .....	14			
13.6.7	Data ready .....	14			
13.6.8	FIFO event .....	14			
13.6.9	Pressure and temperature delta .....	14			
13.6.10	Min/max data value storage .....	14			
<b>14</b>	<b>Register descriptions</b>	<b>14</b>			
14.1	STATUS - sensor status register (address 00h) .....	17			

14.22.3 CTRL\_REG3 - interrupt CTRL register  
(address 28h) ..... 31

14.22.4 CTRL\_REG4 - interrupt enable register  
(address 29h) ..... 32

14.22.5 CTRL\_REG5 - interrupt configuration  
register (address 2Ah) ..... 33

14.23 Offset correction registers ..... 35

14.23.1 OFF\_P - offset pressure correction register  
(address 2Bh) ..... 35

14.23.2 OFF\_T - offset temperature correction  
register (address 2Ch) ..... 35

14.23.3 Reserved (address 2Dh) ..... 35

**15 Package information ..... 36**

15.1 Package dimensions ..... 36

**16 Soldering/landing pad information ..... 38**

**17 Tape and reel specifications ..... 39**

**18 Related documentation ..... 39**

**19 Revision history ..... 40**

**Legal information ..... 41**

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© 2024 NXP B.V. All rights reserved.

For more information, please visit: <https://www.nxp.com>

Date of release: 17 May 2024  
Document identifier: MPL3150A2S